Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers
نویسندگان
چکیده
منابع مشابه
Maurer computers for pipelined instruction processing
Maurer computers for pipelined instruction processing† J. A. BERGSTRA‡ and C. A. MIDDELBURG§ ‡Programming Research Group, University of Amsterdam, P.O. Box 41882, 1009 DB Amsterdam, the Netherlands and Department of Philosophy, Utrecht University, P.O. Box 80126, 3508 TC Utrecht, the Netherlands Email: [email protected] §Programming Research Group, University of Amsterdam, P.O. Box 41882, 100...
متن کاملUsing Clp(fd) to Support Instruction Schedulers for Multi-issue Pipelined Architectures. Using Clp(fd) to Support Instruction Schedulers for Multi-issue Pipelined Architectures
In the conventional models of pipelined architectures, pipeline connicts are generally avoided through techniques like reservation tables. They are intended to describe the run time of instructions for which the delays between the execution stage and the fetch one is a constant depending only on the instruction. In fact actual superscalar processors don't comply this model since such delays are...
متن کاملEnergy-Effective Instruction Fetch Unit for Wide Issue Processors
Continuing advances in semiconductor technology and demand for higher performance will lead to more powerful, superpipelined and wider issue processors. Instruction caches in such processors will consume a significant fraction of the on-chip energy due to very wide fetch on each cycle. This paper proposes a new energy-effective design of the fetch unit that exploits the fact that not all instru...
متن کاملPipelined Decomposable BSP Computers
The class of weak parallel machines is interesting, because it contains some realistic parallel machine models, especially suitable for pipelined computations. We prove that a modification of the bulk synchronous parallel (BSP) machine model, called decomposable BSP (dBSP), belongs to the class of weak parallel machines if restricted properly. We will also correct some earlier results about pip...
متن کاملPerformance Analysis of Branch Prediction Unit for Pipelined Processors
The branch predictor plays a crucial role in the achievement of effective performance in microprocessors with pipelined architectures. This paper analyzes performance of branch prediction unit for pipelined processors. A memory of 512 bytes is designed for storing instructions. A 32 byte memory is designed for branch target buffer (BTB). This memory is utilized for storing history of the branch...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computers
سال: 1990
ISSN: 0018-9340
DOI: 10.1109/12.48865